Search results for CXL
AI & Enterprise
KAIST team proposes CXL-based AI data centre architecture with Meta
Researchers at the Korea Advanced Institute of Science and Technology (KAIST) and faculty startup Panmnesia, working with Meta, proposed an AI data centre architecture based on Compute Express Link (CXL). The structure links CPUs, AI accelerators and memory and extends that connectivity across an entire data centre. The team said it could connect up to 960 accelerators in one domain, about 13 times a current NVLink-based rack, and reduce data-movement latency from microseconds to hundreds of nanoseconds.
Industry
Google reuses DDR4 from retired servers for AI equipment amid memory shortage
Google is reusing older DDR4 memory recovered from decommissioned servers in newer AI equipment as a worsening supply crunch hits memory chips, driven by the spread of AI data centres. Google said it remains hard to secure enough chips and called faster capacity expansion by manufacturers the most sustainable solution. Meta and others are also extending older memory use via CXL, though performance limits remain. Researchers and companies forecast further price rises and prolonged shortages.
AI & Enterprise
KT highlights CXL and modular data centres as ways to boost AI data centre efficiency
KT said it held a special session at the Korean Institute of Electromagnetic Engineering and Science summer conference on Aug. 20 to discuss directions for developing AIDC networks and infrastructure with industry, academia and research institutions. The session in Pyeongchang included participants from ETRI and AI infrastructure companies. KT said future AI infrastructure competitiveness will depend on efficiency, and highlighted next-generation networking, CXL-based AIDC architecture and modular data centres.
-
AI & Enterprise
South Korea launches open AI computing ecosystem to cut GPU reliance
-
Industry
HBM supply hits limits as memory race shifts from bandwidth to utilisation
-
Telecommunications & Media
Korean telcos\' AI data centre race turns to operations, focusing on cooling, connectivity and power efficiency
-
Industry
AI bottleneck shifts to servers, pushing faster eSSD testing
-
AI & Enterprise
Neocloud market shifts as SoftBank and Meta enter
-
AI & Enterprise
Meta develops \'Vistara\' chip technology to reuse memory from older servers
-
AI & Enterprise
IITP to boost full-stack linking AI semiconductors and physical AI to respond to AX 2.0
-
AI & Enterprise
KAIST develops virtual testbed to verify infrastructure performance without costly AI servers
-
AI & Enterprise
Nvidia AI CPU \'Vera\' posts first benchmark results, close to AMD EPYC
-
Industry
Design houses move from outsourced chip design to AI chip architecture
-
Industry
SK Hynix to overhaul long-term supply contracts to prioritise volumes over price
-
AI & Enterprise
Phanesia to mass-produce PCIe 6.4-CXL 3.2 fusion fabric switch in second half
-
Industry
ADTechnology to target edge and sovereign CPU design market
-
Industry
SemiFive wins 18 billion won AI NPU design order
-
AI & Enterprise
CXL technology gains traction amid memory supply crunch as Korean firms step up